

MEMORY

**CMOS 4M × 4 BIT
FAST PAGE MODE DYNAMIC RAM****MB8117400A-50/-60/-70****CMOS 4,194,304 × 4 BIT Fast Mode Dynamic RAM****DESCRIPTION**

The Fujitsu MB8117400A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB8117400A features a "fast page" mode of operation whereby high-speed random access of up to 1,024-bits of data within the same row can be selected. The MB8117400A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117400A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8117400A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117400A are not critical and all inputs are TTL compatible.

ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to +7	V
Voltage of V _{CC} supply relative to V _{SS}	V _{CC}	-0.5 to +7	V
Power Dissipation	P _D	1.0	W
Short Circuit Output Current	—	50	mA
Operating Temperature	T _{OP}	0 to 70	°C
Storage Temperature	T _{STG}	-55 to +125	°C

NOTE: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


MB8117400A-50/MB8117400A-60/MB8117400A-70

■ PRODUCT LINE & FEATURES


Parameter		MB8117400A-50	MB8117400A-60	MB8117400A-70
$\overline{\text{RAS}}$ Access Time		50 ns max.	60 ns max.	70 ns max.
Random Cycle Time		90 ns min.	110 ns min.	130 ns min.
Address Access Time		25 ns min.	30 ns max.	35 ns max.
$\overline{\text{CAS}}$ Access Time		13 ns max.	15 ns max.	17 ns max.
Fast Page Mode Cycle Time		35 ns min.	40 ns min.	45 ns min.
Low Power Dissipation	Operating current	660 mW max.	577.5 mW max.	495 mW max.
	Standby current	11 mW max. (TTL level) / 5.5 mW max. (CMOS level)		

- 4,194,304 words \times 4 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 2048 refresh cycles every 32 ms
- Early Write or $\overline{\text{OE}}$ controlled write capability
- $\overline{\text{RAS}}$ only, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

■ PACKAGE



Plastic SOJ Package
(LCC-26P-M09)




Plastic TSOP Packages
(FPT-26P-M05)
(Normal Bend)

Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB8117400A-xxPJ
- 26-pin plastic (300 mil) TSOP-II with normal bend leads, order as MB8117400A-xxPFTN

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 1 – MB814100D DYNAMIC RAM – BLOCK DIAGRAM




■ CAPACITANCE

(T_A=25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A ₀ to A ₁₀	C _{IN1}	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{IN2}	—	5	pF
Input/Output Capacitance, DQ ₁ to DQ ₄	C _{DQ}	—	7	pF

MB8117400A-50/MB8117400A-60/MB8117400A-70

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
DQ ₁ to DQ ₄	Data Input/ Output
\overline{WE}	Write Enable.
\overline{RAS}	Row address strobe.
A ₀ to A ₁₀	Address inputs.
V _{CC}	+5 volt power supply.
\overline{OE}	Output enable.
\overline{CAS}	Column address strobe.
V _{SS}	Circuit ground.
N.C.	No Connection

MB8117400A-50/MB8117400A-60/MB8117400A-70

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp
Supply Voltage	1	V_{CC}	4.5	5.0	5.5	V	0°C to +70°C
		V_{SS}	0	0	0		
Input High Voltage, all inputs	1	V_{IH}	2.4	—	6.5	V	
Input Low Voltage, all inputs/outputs*	1	V_{IL}	-0.3	—	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A_0 to A_{10}) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, eleven row address bits are input on pins A_0 -through- A_{10} and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ_1 - DQ_4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fan out of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.
- t_{CAC} : from the falling edge of \overline{CAS} when t_{RCD} is greater than t_{RCD} (max.).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max.).
- t_{OEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

The data remains valid until either \overline{CAS} or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

MB8117400A-50/MB8117400A-60/MB8117400A-70

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, $\overline{\text{RAS}}$ is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 1,024-bits can be accessed and, when multiple MB 8117400As are used, $\overline{\text{CAS}}$ is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

MB8117400A-50/MB8117400A-60/MB8117400A-70

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Value			Unit
				Min.	Typ.	Max.	
Output high voltage		V_{OH}	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output low voltage		V_{OL}	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq 5.5 \text{ V};$ $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V};$ $V_{SS} = 0 \text{ V};$ All other pins under test = 0 V	-10	—	10	μA
Output leakage current		$I_{O(L)}$	$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V};$ Data out disabled	-10	—	10	
Operating current (Average power supply Current) [2]	MB8117400A-50	I_{CC1}	$\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	120	mA
	MB8117400A-60					105	
	MB8117400A-70					90	
Standby current (Power supply current)	TTL level	I_{CC2}	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$	—	—	2.0	mA
	CMOS level		$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2$			1.0	
Refresh current #1 (Average power supply current) [2]	MB8117400A-50	I_{CC3}	$\overline{\text{CAS}} = V_{IH}, \overline{\text{RAS}}$ cycling; $t_{RC} = \text{min.}$	—	—	120	mA
	MB8117400A-60					105	
	MB8117400A-70					90	
Fast Page Mode current [2]	MB8117400A-50	I_{CC4}	$\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}}$ cycling; $t_{PC} = \text{min.}$	—	—	80	mA
	MB8117400A-60					70	
	MB8117400A-70					65	
Refresh current #2 (Average power supply current) [2]	MB8117400A-50	I_{CC5}	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}}$ -before-RAS; $t_{RC} = \text{min.}$	—	—	120	mA
	MB8117400A-60					105	
	MB8117400A-70					90	

MB8117400A-50/MB8117400A-60/MB8117400A-70

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB8117400A-50		MB8117400A-60		MB8117400A-70		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Time Between Refresh		t _{REF}	—	32	—	32	—	32	ms
2	Random Read/Write Cycle Time		t _{RC}	90	—	110	—	130	—	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	126	—	150	—	174	—	ns
4	Access Time from $\overline{\text{RAS}}$	6, 9	t _{RAC}	—	50	—	60	—	70	ns
5	Access Time from $\overline{\text{CAS}}$	7, 9	t _{CAC}	—	13	—	15	—	17	ns
6	Column Address Access Time	8, 9	t _{AA}	—	25	—	30	—	35	ns
7	Output Hold Time		t _{OH}	3	—	3	—	3	—	ns
8	Output Buffer Turn On Delay Time		t _{ON}	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	t _{OFF}	—	13	—	15	—	17	ns
10	Transition Time		t _t	3	50	3	50	3	50	ns
11	$\overline{\text{RAS}}$ Precharge Time		t _{RP}	30	—	40	—	50	—	ns
12	$\overline{\text{RAS}}$ Pulse Width		t _{RAS}	50	10000 0	60	10000 0	70	10000 0	ns
13	$\overline{\text{RAS}}$ Hold Time		t _{RSH}	13	—	15	—	17	—	ns
14	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time		t _{CRP}	0	—	0	—	0	—	ns
15	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	11, 12	t _{RCD}	20	37	20	45	20	53	ns
16	$\overline{\text{CAS}}$ Pulse Width		t _{CAS}	13	—	15	—	17	—	ns
17	$\overline{\text{CAS}}$ Hold Time		t _{CSH}	50	—	60	—	70	—	ns
18	$\overline{\text{CAS}}$ Precharge Time (Normal)	19	t _{CPN}	10	—	10	—	10	—	ns
19	Row Address Setup Time		t _{ASR}	0	—	0	—	0	—	ns
20	Row Address Hold Time		t _{RAH}	10	—	10	—	10	—	ns
21	Column Address Setup Time		t _{ASC}	0	—	0	—	0	—	ns
22	Column Address Hold Time		t _{CAH}	13	—	15	—	15	—	ns
23	Column Address Hold Time from $\overline{\text{RAS}}$		t _{AR}	35	—	35	—	35	—	ns
24	$\overline{\text{RAS}}$ to Column Address Delay Time	13	t _{RAD}	15	25	15	30	15	35	ns
25	Column Address to $\overline{\text{RAS}}$ Lead Time		t _{REL}	25	—	30	—	35	—	ns
26	Column Address to $\overline{\text{CAS}}$ Lead Time		t _{CAL}	25	—	30	—	35	—	ns
27	Read Command Set Up Time		t _{RCS}	0	—	0	—	0	—	ns
28	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	14	t _{RRH}	0	—	0	—	0	—	ns
29	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	14	t _{RCH}	0	—	0	—	0	—	ns

MB8117400A-50/MB8117400A-60/MB8117400A-70

■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB8117400A-50		MB8117400A-60		MB8117400A-70		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
30	Write Command Setup Time	15	t _{WCS}	0	—	0	—	0	—	ns
31	Write Command Hold Time		t _{WCH}	15	—	15	—	15	—	ns
32	Write Hold Time from $\overline{\text{RAS}}$		t _{WCR}	35	—	35	—	35	—	ns
33	$\overline{\text{WE}}$ Pulse Width		t _{WP}	15	—	15	—	15	—	ns
34	Write Command to $\overline{\text{RAS}}$ Lead Time		t _{RWL}	13	—	15	—	17	—	ns
35	Write Command to $\overline{\text{CAS}}$ Lead Time		t _{CWL}	13	—	15	—	17	—	ns
36	DIN Setup Time		t _{DS}	0	—	0	—	0	—	ns
37	DIN Hold Time		t _{DH}	15	—	15	—	15	—	ns
38	Data Hold Time from $\overline{\text{RAS}}$		t _{DHR}	35	—	35	—	35	—	ns
39	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	20	t _{RWD}	68	—	80	—	92	—	ns
40	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	20	t _{CWD}	31	—	35	—	39	—	ns
41	Column Address to $\overline{\text{WE}}$ Delay Time	20	t _{AWD}	43	—	50	—	57	—	ns
42	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		t _{RPC}	5	—	5	—	5	—	ns
43	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t _{CSR}	0	—	0	—	0	—	ns
44	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t _{CHR}	10	—	10	—	12	—	ns
45	$\overline{\text{WE}}$ Setup Time from $\overline{\text{RAS}}$		t _{WSR}	0	—	0	—	0	—	ns
46	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$		t _{WHR}	10	—	10	—	10	—	ns
47	Access Time from $\overline{\text{OE}}$	9	t _{OEa}	—	13	—	15	—	17	ns
48	Output Buffer Turn Off Delay from OE	10	t _{OEZ}	—	13	—	15	—	17	ns
49	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		t _{oEL}	5	—	5	—	7	—	ns
50	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	16	t _{oEH}	5	—	5	—	5	—	ns
51	$\overline{\text{OE}}$ to Data in Delay Time		t _{oED}	13	—	15	—	17	—	ns
52	$\overline{\text{CAS}}$ to Data in Delay Time		t _{oDD}	—	13	—	15	—	17	ns
53	DIN to $\overline{\text{CAS}}$ Delay Time	17	t _{oZC}	0	—	0	—	0	—	ns
54	DIN to $\overline{\text{OE}}$ Delay Time	17	t _{oZO}	0	—	0	—	0	—	ns
55	Fast Page Mode $\overline{\text{RAS}}$ Pulse width		t _{RASP}	—	10000 0	—	10000 0	—	10000 0	ns
60	Fast Page Mode Read/Write Cycle Time		t _{PC}	35	—	40	—	45	—	ns

MB8117400A-50/MB8117400A-60/MB8117400A-70

■ AC CHARACTERISTICS (Continued)



(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB8117400A-50		MB8117400A-60		MB8117400A-70		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
61	Fast Page Mode Read-Modify-Write Cycle Time		t_{PRWC}	71	—	80	—	89	—	ns
62	Access Time from $\overline{\text{CAS}}$ Precharge	9, 18	t_{CPA}	—	30	—	35	—	40	ns
63	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		t_{CP}	10	—	10	—	10	—	ns
64	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		t_{RHCP}	30	—	35	—	40	—	ns
65	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time		t_{CPWD}	48	—	55	—	62	—	ns

MB8117400A-50/MB8117400A-60/MB8117400A-70

- Notes:
1. Referenced to V_{SS} .
 2. I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open. I_{CC} depends on the number of address change as $RAS = \overline{V_{IL}}$, $CAS = V_{IH}$ and $\overline{V_{IL}} > -0.3V$. I_{CC1} , I_{CC3} , I_{CC4} and I_{CC5} are specified at one time of address change during $RAS = \overline{V_{IL}}$ and $CAS = V_{IH}$. I_{CC2} is specified during $RAS = V_{IH}$ and $\overline{V_{IL}} > -0.3V$.
 3. An initial pause ($RAS = CAS = V_{IH}$) of 200 μs is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
 4. AC characteristics assume $t_T = 5ns$.
 5. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min.) and V_{IL} (max.).
 6. Assumes that $t_{RCD} \leq t_{RCD} (max.)$, $t_{RAD} \leq t_{RAD} (max.)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
 7. If $t_{RCD} \geq t_{RCD} (max.)$, $t_{RAD} \geq t_{RAD} (max.)$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
 8. If $t_{RAD} \geq t_{RAD} (max.)$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
 9. Measured with a load equivalent to two TTL loads and 100 pF.
 10. t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
 11. Operation within the $t_{RCD} (max.)$ limit ensures that $t_{RAC} (max.)$ can be met. $t_{RCD} (max.)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (max.)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 12. $t_{RCD} (min.) = t_{RAH} (min.) + 2t_T + t_{ASC} (min.)$.
 13. Operation within the $t_{RAD} (max.)$ limit ensures that $t_{RAC} (max.)$ can be met. $t_{RAD} (max.)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (max.)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
 14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 15. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS} (min.)$ the data output pin will remain High-Z state through entire cycle.
 16. Assumes that $t_{WCS} < t_{WCS} (min.)$.
 17. Either t_{DZC} or t_{DZO} must be satisfied.
 18. t_{CPA} is access time from the selection of a new column address (that is caused by changing \overline{CAS} from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA} (max.)$.
 19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
 20. t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} > t_{WCS} (min.)$, the cycle is an early write cycle and $Dout$ pin will maintain high impedance state throughout the entire cycle. If $t_{CWD} > t_{CWD} (min.)$, $t_{RWD} > t_{RWD} (min.)$, and $t_{AWD} > t_{AWD} (min.)$, the cycle is a read modify-write cycle and data from the selected cell will appear at the $Dout$ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the $Dout$ pin, and write operation can be executed by satisfying t_{RWL} , t_{CWL} , and t_{RAL} specifications.

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 2 – t_{RAC} VS. t_{RCD} Fig. 3 – t_{RAC} VS. t_{RAD} 

FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input				Address		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes *	$t_{RCS} \geq t_{RCS}$ (min.)
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes *	$t_{WCS} \geq t_{WCS}$ (min.)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	H	X	X	Valid	—	—	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	H	X	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}$ (min.)
Hidden Refresh Cycle	H→L	L	H→X	L	—	—	—	Valid	Yes	Previous data is kept

X: "H" or "L"

*: It is impossible in Fast Page Mode

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 4 – READ CYCLE



 "H" or "L"

DESCRIPTION


To implement a read operation, a valid address is latched in by the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ address strobes and with $\overline{\text{WE}}$ set to a High level and $\overline{\text{OE}}$ set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\text{RAS}(t_{\text{RC}})$, $\text{CAS}(t_{\text{CAC}})$, $\overline{\text{OE}}$ (t_{OEA}) or column addresses (t_{AA}) under the following conditions:

If $t_{\text{RCD}} > t_{\text{RCD}}(\text{max.})$, access time = t_{CAC} .

If $t_{\text{RAD}} > t_{\text{RAD}}(\text{max.})$, access time = t_{AA} .

If $\overline{\text{OE}}$ is brought Low after t_{RC} , t_{CAC} , or t_{AA} (whichever occurs later), access time = t_{OEA} .

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig.5 – EARLY WRITE CYCLE (\overline{OE} ="H"or"L")


■ "H" or "L"

DESCRIPTION

A write cycle is similar to a read cycle except \overline{WE} is set to a Low state and \overline{OE} is a "H" or "L" signal. A write cycle can be implemented in either of three ways—early write, \overline{OE} write (delayed write), or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} and t_{RAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pin is latched with the falling edge of \overline{CAS}

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 6 - \overline{OE} (DELAYED WRITE CYCLE)




"H" or "L"
 Invalid Data

DESCRIPTION

In the \overline{OE} (delayed write) cycle, t_{wCS} is not satisfied; thus, the data on the DQ pins is latched with the falling edge of \overline{WE} and written into memory. The Output Enable (\overline{OE}) signal must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_{DS}$).

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 7 – READ-MODIFY-WRITE-CYCLE




■ "H" or "L"



DESCRIPTION

The read-modify-write cycle is executed by changing $\overline{\text{WE}}$ from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, $\overline{\text{OE}}$ must be changed from Low to High after the memory access time.

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 8 – FAST PAGE MODE READ CYCLE




 "H" or "L"
 Valid Data

DESCRIPTION

The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining $\overline{\text{RAS}}$ at a Low level and $\overline{\text{WE}}$ at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 10 – FAST PAGE MODE \overline{OE} WRITE CYCLE




"H" or "L"
 Invalid Data

DESCRIPTION
 The fast page mode \overline{OE} (delayed) write cycle is executed in the same manner as the fast page mode write cycle except for the states of \overline{WE} and \overline{OE} . Input data on the DQ pins are latched on the falling edge of \overline{WE} and written into memory. In the fast page mode delayed write cycle, \overline{OE} must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_{DS}$).

MB8117400A-50/MB8117400A-60/MB8117400A-70


Fig. 11 – FAST PAGE MODE READ-MODIFY-WRITE CYCLE



DESCRIPTION

During the fast page mode of operation, the read-modify-write cycle can be executed by switching \overline{WE} from High to Low after input data appears at the DQ pins during a normal cycle.


MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig. 12 – $\overline{\text{RAS}}$ -ONLY REFRESH ($\overline{\text{WE}} = \overline{\text{OE}} = \text{"H" or "L"}$)

DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32-milliseconds. Three refresh modes are available: $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping $\overline{\text{RAS}}$ Low and $\overline{\text{CAS}}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, DQ pins are kept in a high-impedance state.


Fig. 13 - $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH (ADDRESS = $\overline{\text{OE}} = \text{"H" or "L"}$)

DESCRIPTION

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held Low for the specified setup time (t_{CSR}) before $\overline{\text{RAS}}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -

MB8117400A-50/MB8117400A-60/MB8117400A-70


Fig. 14 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.

MB8117400A-50/MB8117400A-60/MB8117400A-70

Fig.15 - TEST MODE SET CYCLE (A_0 to A_{10} , \overline{OE} = "H" or "L")

DESCRIPTION

Test Mode ;

The purpose of this test mode is to reduce device test time to one sixteenth of that required to test the device conventionally.

The test mode function is entered by performing a \overline{WE} and \overline{CAS} -before- \overline{RAS} (WCBR) refresh for the entry cycle.

In the test mode, read and write operations are executed in units of sixteenth bits which are selected by the address combination of CA_0 and CA_1 . In the write mode, data is written into sixteenth cells simultaneously. But the data must be input from DQ_1 only. In the read mode, the data of sixteenth cells at the selected addresses are read out from DQ and checked in the following manner.

When the sixteenth bits are all "L" or all "H", an "H" level is output.


When the sixteenth bits show a combination of "L" and "H", an "L" level is output.

The test mode function is exited by performing a \overline{RAS} -only refresh or a \overline{CAS} -before- \overline{RAS} refresh for the exit cycle.

MB8117400A-50/MB8117400A-60/MB8117400A-70


■ PACKAGE DIMENSIONS

(Suffix : -PJ)



MB8117400A-50/MB8117400A-60/MB8117400A-70

■ PACKAGE DIMENSIONS (Continued)
(Suffix : -PFTN)



MB8117400A-50/MB8117400A-60/MB8117400A-70**FUJITSU LIMITED**

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
No. 51 Bras Basah Road,
Plaza By The Park,
#06-04 to #06-07
Singapore 189554
Tel: 336-1600
Fax: 336-1609

F9607

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.